75 V Space-Efficiency Trench Power MOSFET  by Yu, Lishan & Feng, Quanyuan
Energy Procedia 12 (2011) 335 – 340
1876-6102 © 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of University of Electronic Science and Technology of 
China (UESTC).
doi:10.1016/j.egypro.2011.10.045
Available online at www.sciencedirect.com
 
Available online at www.sciencedirect.com
 
Energy
Procedia  
          Energy Procedia  00 (2011) 000–000 
www.elsevier.com/locate/procedia
 
ICSGCE 2011: 27–30 September 2011, Chengdu, China 
75V Space-Efficiency Trench Power MOSFET 
Lishan Yu*, Quanyuan Feng   
School of Information Science and Technology, Southwest Jiaotong University, Chengdu, Sichuan, China 
 
Abstract 
In this work, a trench power MOSFET (U-MOS) with space-efficiency is investigated. Reduction of cell pitch is an 
effective approach to diminish the total specific on-resistance (Rds,sp) of U-MOS, with a realization of embedded 
source contact and protuberant gate. And the influence of some key parameters on U-MOS static performances are 
simulated and analyzed by TCAD-Process. Then the optimum parameters of a 75 V rated space-efficiency U-MOS 
for automotive applications with 94.59 mΩ•mm2 specific on-resistance is given. 
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1. Introduction 
The rapid development of power electronics technology and the proposal of Smart Grid put forward 
higher requirements on power electronic devices. Informationization, digitization, automation and 
interaction are the goals of development, and advanced power electronic technology is an important 
technology toolbox. According to predictions by developed countries, in the future there will be 95% of 
the power, go through the processing of power electronic technology before use. Therefore, as a kind of 
important power electronics device, power MOSFET will enter the stage of rapid development [1]-[4].  
The vertical power MOSFET (VDMOS) structure was commercially introduced in the mid 1970s, 
using the double-diffusion process to control the depth of two junctions and form the channel. However, 
due to the low channel density and the JFET region contribution, the specific on-resistance of VDMOS 
designed for low blocking voltages was found to be constrained by the significant channel resistance. 
Within the last few years, for medium-to-low voltage power applications, the trench power MOSFET has 
been the most preferred power device [4]-[9]. This structure eliminates the JFET resistance inherent in the 
VDMOS structure, and increases channel density that results in an extremely low on-resistance (Rds,on). 
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The optimization of this structure also enabled increasing the switching speed of the device. 75 V U-MOS 
is mainly used in automotive electronics and the 20 V rated design is commonly used in power 
management system for portable devices [10]. 
The trench refilled with gate electrode extends from the surface of U-MOS into the N- drift region. 
When a positive bias is applied to the gate, it forms an inversion layer channel along the vertical sidewalls 
of the trench, which helps transport of electrons. It can significantly reduce the total on-resistance by 
denser channels. But when the cell pitch is down to 1.5 um, the device will face the danger of reach-
through breakdown. The realization of embedded source contacts and protuberant gate [11]-[12] can 
break this bottleneck. The final objective of this work is to optimum design a 75 V rated space-efficiency 
U-MOS by breakdown voltage versus specific on-resistance trade-off. 
2. Structure and Fabrication 
Fig. 1 is the schematic cross-section view of a half-cell of a space-efficiency U-MOS used in 
simulations. The shallow groove extends into the silicon, its sidewalls adjoin N+ source and its bottom 
contacts with the P- body region, to maximize the contacting area. Polysilicon overflow the surface of 
silicon, insulated from the metal layer by a thick boron phosphorus silicate glass (BPSG) layer. Wcell is the 
pitch of a unit cell, and LCH is the length of inversion layer channel formed by two P-N junctions deplete. 
The depth of trench is given by tT, the thickness of epitaxial layer is represented by tEPI. 
                                              
Fig. 1.Cross-section view of a half cell space-efficiency                               Fig. 2.The specific on-resistance and the breakdown 
voltage vary with Wcell.                                                                    U-MOS structure.   
 
This device structure can be fabricated by conventional process of U-MOS, only two more masks are 
required. A shallow groove is etched close beside the N+ source, and high-dose boron is implanted to the 
P- body region from the bottom of the groove, which contributes to form an Ohmic contact between metal 
and silicon. Protuberant gate is formed by utilizing Reactive Ion Etching (RIE) technique to carve back 
the polysilicon after deposition. Vertical extension reduces the width of the horizontal cell. 
3. Simulation and Optimum Design 
3.1. Optimization of cell pitch 
The breakdown voltage and the specific on-resistance for the space-efficiency U-MOS obtained by 
using two-dimensional numerical simulations are shown in Fig. 2. For these simulations, the cell pitch is 
varied by changing the width of the mesa. It is apparent from the figure that a reduction of the specific on-
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resistance can occur when the cell pitch is reduced. As the cell pitch diminishes, the quantity of cell per 
unit area increases, then the channel density raises, which result in a decrease of the total specific on-
resistance.  
Meanwhile, the simulation results show that the breakdown voltage declines after the first upgrade as 
the cell pitch decreases. This is due to the alteration of avalanche breakdown position. When two cells are 
close, their N- type regions act as each other's guard ring, the joint of the two P-N junctions between P- 
body and N- drift region are no longer the avalanche-prone area. Instead, the trench can squeeze the 
voltage potential lines with its sharp corner where avalanche breakdown most easily occurs. 
According to the design target of 75 V, Wcell will be taken by a typical value of 1.00 um. 
3.2. Optimization of epitaxial layer 
The breakdown voltage capability of U-MOS is mainly determined by the thickness and the doping 
concentration of the epitaxial layer [13]. In this structure, a uniform doping concentration was assumed 
for the drift region. For one-dimensional analysis, the electric field profile was found to be as Fig. 3 (a) 
shown. An equation of the breakdown voltage (BV) will be obtained [14]. 
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EC is the critical electric field, Nd is the doping concentration of the drift region, and Wd is the the 
thickness of the drift region, which is mainly determined by tEPI. Considering (1), BV will be increased by 
either raising Wd or declining Nd. The simulations of breakdown voltage for tEPI ranging from 4.0 um to 
7.0 um are shown in Fig. 3 (b).  
 
(a)                                                    (b)                                                     (c) 
Fig. 3. Simulations focus on epitaxial layer: (a) electric field distribution in drift region; (b) the specific on-resistance and the 
breakdown voltage varies with tEPI; (c) the specific on-resistance and the breakdown voltage vary with Nd. 
However, either thick or low-doping epitaxial layer will course a high resistance in N- drift region. 
Especially at high voltages, the Rds,on contributed by epitaxial is dominant. Fig. 3 (b) and Fig. 3 (c) 
suggested that tEPI of 6.0 um and Nd of 5.50×1015 cm-3 can meet the requirements of a 75 V application.  
3.3. Optimization of trench depth 
Examining the electric field profile inside the U-MOS when it is operating in the blocking mode by 
338  Lishan Yu and Quanyuan Feng / Energy Procedia 12 (2011) 335 – 3404 Lishan Yu et al. / Energy Procedia 00 (2011) 000–000 
simulator TCAD-Device, it can be observed from Fig. 4 (a) that in a small pitch condition, the peak 
electric field occurs as expected at the sharp corner of the trench, which can also be illustrated by Fig. 4 
(b). Fig. 4 (b) shown the simulated one-dimensional electric field distributions along the trench side when 
the device is in a avalanche breakdown condition. The peek electric field strength is taking place at the 
trench corner. As the trench extending deeper into the N- drift region, the peek value is becoming larger, 
when it exceeds the critical electric field, the avalanche breakdown will occurs. 
Considering the case of resistance, during the operating state, the accumulation layer is formed along 
the sidewalls of the trench. Thus the lower resistance of the accumulation layer replaces high drift region 
resistance, which contributes total resistance reduction. The specific on-resistance and the breakdown 
voltage with the trend of trench depth are obtained by Fig. 4 (c).  
We can see that when tT is less than 1.6 um, Rds,sp decreases with the increase of tT rapidly, and when 
it is larger than 1.6 um, Rds,sp varies slowly while BV declines sharp, so it is better to choose a value of tT 
lager than 1.6 um. To ensure the breakdown voltage being higher than 75 V, tT must not be bigger then 
1.8 um. Considering the trade-off between BV and Rds,sp, we choose the optimum value of 1.7 um. 
          
(a)                                 (b)                                                                    (c)   
Fig. 4. Simulations focus on trench depth: (a) potential contours at breakdown voltage; (b) the curves of electric fields at the trench 
corner; (c) The specific on-resistance and the breakdown voltage vary with the trench depth. 
3.4. Optimization of p- body Doping profile  
In the conventional U-MOS, P- body was fabricated by one-off boron ion implantation, using low 
energy and long-time annealing to form a profile with a relatively high peak concentration near the 
surface.  Investigating a multiple ion implantation technique [15], after once conventional ion 
implantation with lower dosage, three times of high energy implantation was done to make a box type net 
doping profile, as shown in Fig. 5 (a). 
 Note that, the peak concentration of the net impurities should not be higher than that before 
optimization, or it would raise the threshold voltage which results in a higher channel resistance; the 
energy of ion implantation and the anneal method should be under control, so that the length of channel is 
kept in the same level. In this work, the fabrication process of quadruple ion implantation is investigated. 
After computing and simulating on many occasions, detail process data like ion dosage, implant energy, 
annealing time and temperature are given as exhibited in Tab.1.  
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Fig. 5 (b) is a comparison of final electric characteristics between devises with once P- body 
implantation and with quadruple implantation. Once implantation U-MOS is simulated with varied boron 
dosage, we can discover that, with the same breakdown voltage, the specific on-resistance of the 
quadruple implantation one is lower, to put it from another angle, with the same specific on-resistance, 
the BV of the quadruple implantation one is higher. 
   
(a)                                                                                                (b)  
  Fig. 5.  Simulations focus on P- body profile doping profile: (a) net doping profile of once ion implantation and quadruple ion 
implantation; (b) Rds,sp versus  BV of once implantation and quadruple implantation devices. 
3.5. Optimum result 
Table 1 summarizes the simulated parameters and performances of the space-efficiency U-MOS 
between the original and the optimum values. A space-efficiency trench power MOSFET with a 
breakdown voltage of 78.65 V and the specific on-resistance 96.14 mΩ•mm2 is achieved. In this 
optimization work, the breakdown voltage is increased by 8.14 V, a significant improvement of specific 
on-resistance by 15.21 mΩ•mm2. 
Table 1: Structure parameters and performances between the original and the optimum values 
 original value optimum value 
Wcell (um) 2.0 1.0 
tEPI  (um) 7.0 6.0 
Nd (cm-3) 5.60×1015 5.54×1015 
tT (um) 1.6 1.7 
P -body Imp 2.7×1013 (cm-3) / 80 keV
1.6×1013 (cm-3) /   60 keV 
0.6×1013 (cm-3) / 300 keV 
0.6×1013 (cm-3) / 360 keV 
0.6×1013 (cm-3) / 570 keV 
simulated   performance 
BV (V) 70.51 78.41 (11.2%) 
Rds,sp 
(mΩ.mm2) 111.35 94.59 (15.1%) 
4. Conclusions  
A space-efficiency U-MOS utilizing embedded source contact and protuberant gate is designed in this 
paper. The influence of some key parameters such as Wcell, tEPI, Nd and tT are investigated and numerical 
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works of TCAD simulation give the optimum values. The optimized breakdown voltage of this space-
efficiency structure is increased by 11.2%, and the specific on-resistance is decreased by 15.1%. In 
particular, the space-efficiency structure and its process are simulated and demonstrated to be appropriate 
for medium-to-low voltage power device. 
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